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INTRODUCTION
[n his research, we have proposed the (64, 40, 8) subcode of the third-order Reed-Muller (RAM)code
to NASA for high-speed satellite communications. Tiffs PdVl subcode can be used either alone or as an
inner code of a concatenated coding system with the NASA standard (255, 9_,33,33) Reed-Solomon (RS)
code as the outer code to achieve high performance (or low bit-error rate) with reduced decoding
complexity, tt can also be used as a component code in a multilevel bandwidth efficient coded modulation
system to achieve reliable bandwidth efficient data transmission.
This report will summarize the key progress we have made toward achieving our eventual goal of
implementing a decoder system based upon this code.
In the first phase of study, we investigated the complexities of various sectionalized trellis dia_ams
for the proposed (64, 40, 8) RM subcode. We found a specific 8-trellis diagram for this code which
requires the least decoding complexity with a high possibility of achieving a decoding speed of 600 M bits
per second (Mbps). The combination of a large number of states and a high data rate will be made possible
due to the utilization of a high degree of parallelism throughout the architecture. This trellis diagram will
be presented and briefly described. In the second phase of study which was carried out through the past
year, we investigated circuit architectures to determine the feasibility of VLS[ implementation of a high-
speed Viterbi decoder based on this 8-section trellis dia_am. We began to examine specific design and
implementation approaches to implement a fully custom integrated circuit (IC) which will be a key
building block for a decoder system implementation. The key results will be presented in this report_
This report will be divided into three primary sections. First, we will briefly describe the system
block diagam in which the proposed decoder is assumed to be operating and present some of the key
architectural approaches being used to implement the system at high speed. Second, we will describe
details of the 8-trellis diagram we found to best meet the trade-offs between chip and overall system
complexity. The chosen approach implements the trellis for the (64, "40, 8) RAM subcode with 32
independent sub-trellises. And third, we will describe results of our feasibility study on the implementation
of such an IC chip in C2v[OS teclmology to implement one of these sub-trellises.
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1. Background and Implementation Considerations
We will be_n this section with a brief discussion of the system block diagram in which the proposed
decoder is assumed to be operating. Next, we will examine advantages of the proposed architectures for
implementation of the Viterbi decoder along with design considerations which result Following this we
will present the architecture we have chosen for implementation of the decoder system.
System Block Dz'a,gram
A simplified block dia_ram of a receiver m which the proposed decoder may be used is shown m
Fig. 1. The signaal enters the receiver via an antetma and is first amplified by a low noise amplifier (LNA)
before be_n passed to the 2-PSK demodulator_ We assume the functions of carrier and timing acquisition
and gain control are properly performed in the demodulator. The output of the demodulator is sampled at
the correct phase at the symbol rate of 960 M_Hz. The output of the sampler is converted to the distal
domain by the 3-bit analog-to-digital converter (ADC) for decoding by the Viterbi Decoder block which
follows. Our discussion will focus exclusively on the implementation of the Viterbi Decoder_
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Figure 1 Block diatom of a high speed satellite receiver employing 2-PSK signaUing and aViterbi Decoder.
Summary of System Level Architectural Considerations
[n our earlier report [1], we describe in detail the different ways in which parallelism can be utilized
to decode the (64, 40) tLM code. We will briefly present a summary of that description in this section.
There are many diverse issues at different levels of the design requiring consideration for
implementation of the (64, 40) RM code at a rate of 600 Mbits/sec. Fig. 2 illustrates the different layers of
hierarchy associated with the proposed implementation. First, there are N paralle| decoders with each
operating on a different independent block of 64 symbols. Given a decoder which can decode a 64-symbol
block at a certain rate, using N decoders and having them each operate on a different block of 64 symbols
allows a throughput N ttmes _eate_
Second, each decoder is implemented with K parallel isomorphic subtrellises. As described in [6],
the trellis for an RaM code can be decomposed into parallel isomorphic subtrellises that are connected at
only the inputs and outputs as shown conceptually in Fig. 2 with K parallel subtreUises. This has a
tremendous advantage for IC implementation because it _es the amotmt of routing required within
the trellis which would otherwise be unrealizable at high speed for applications requiring large numbers of
states. This is the key which makes an implementation using CMOS IC's at such a high rate and
complexity possible.
.-Lad th/rd, there are a number of parameters associated with the implementation of each of the K
subtretlises. The first is the number of sections in the subtrellis denoted as L. Next, is the number of states
at the end of each section i (i = 1, 2..... L) denoted as ISil which will generally not be the same. Finally,
there is the radix of each section denoted as R i for radb_ R in section i. As the number of sections L
decreases, the complexaty of each section and the number of paraUel branches per section increases. These
txade-offs are discussed in detml m [t].
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Figure 2 Levels of hierarchy in the proposed Viterbi decoder implementation. (a) Parallel Viterbi
decoders operatingon differentblocksof data_Co) Implementationwith K parallelisomorphic
subtrclliscs.(c)Subtrellismplementation.
2. Architecture Chosen for Implementation
In this section, we wilt present the architecture we chose (over two other candidates) to investigate
for implementation of the decoder and present some of the approaches we have developed for
implementation of this architecture.
In Fig. 3 is the 8-section trellis which we are investigating for implementation of the decoder. It
illustrates the form of two of the parallel isomorphic subtretlis for this chosen architecture. Atop the trellis
is the number of subtrellises required to implement the decoder. The numbers inside the subtretlises
indicate the number of states m that partacular section of the tretlis. Below the trellis is the radix at each
stage of the trellis.
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Figure 3 The 8-section architecture we are investigating for implementation of the 600 M'blsec Viterbi
decoder for the (64,40,8) RM subcode.
Implementing one of the 32 subtrellises on a single chip at such a high speed will not be trivial and
will require full custom circuit design. From a yield/cost standpoint, the die size of an IC should be kept on
the order of I0 mm on each side (100 ram2). This and other factors were considered in choosing Trellis 2
for further investigation.
The detailed structure of one of the subtrellises for Trellis 2 is shown in Fig. 4. As can be seen in the
figxtre, the 8-way ACS is a critical building block for implementation of this subtrellis. As described in [I],
the approach we are examining is based upon a customized 8-way ACS block which is used with
comparators to implement the radix-64 section in Section 4 of the subtrellis.
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Figure 4 Detailed subtreUis structure for Trellis 2.
3. Chip Plan and Key Results from the Feasibility Study
The key to the implementation of a (64, 40) Pdvl decoder will be the successful implementation of an
IC implementing the subtrellis described m the previous section_ In this section, we will present some of
the key results from the feasibility study of the past year in which we examined the issues associated with
such an implementation.
The key objectives of the subtrellis IC implementation are to: , ,
1. Maximize the efficiency as measured by maximizing the utilization of the hardware (in
other words, attempt to minimize the time the majority of the hardware is not being
used).
2. Use a chip plan which minimizes the area used for routing (routing area is simply an
overhead which should be minimized).
3, In whatever the available technology, attempt to approach the speed of 600 Mbits/sec
with the minimum number of parallel decoders (in other words, attempt to attain the
highest possible speed in a _ven technology subject to the constraints in the next
objective).
4. Consider reliability and robustness issues. In particular, use the lowest speed system
clock possible which allows high speed operation in order to reduce the number of
issues which can limit the performance (which in r.l:tis case would be clock skew
between chips or race conditions both within and between the different ICs.
5. Consider the board design a_d the numbers of inputs and outputs to each claip to
facilitate implementation of the final decoder system.
6. Keep the size of the IC on the order of 10 mm per side to facilitate its implementation
and yield for testing.
7. Utilize the most aggressive IC technology available to our design team at the time of
the design.
In this section, we will results for 3 key aspects of the design including the sequence to be used to
decode the 8 sections of the subtre[lis, the overall chip plan, and some of the details associated with the
design of the 8-way ACS.
Decoding Sequence
Due to the inherent nature of block codes, they can be decoded either sequentially or out of order as
shown in Fig. 6. The arrow in Fig. 6a indicates how a trellis is typically decoded sequentially, starting with
Section 1 and on through to Section 8. In Fig. 6b is another approach where, firsL Sections [ through 4 axe
decoded sequentially and path information corresponding to the most likely paths into the center 8 states
which are the destination states in Section 4 are stored. Next, Sections 5 through 8 are decoded starting
from Section 8 and moving back through to Section 5. The path metrics corresponding to the most likely
paths into the 8 destination states at the end of Section 5 (moving right to left) are then added to those
which were found into those states from the first 4 sections. The two paths (entering the center 8 states)
with the largest path metric sum comprise the most likely path through the trellis.
Section: 1 2 3 4 5 6 7 8
Source Destination
Center 8 States
(a) I
Traverse sections sequentially.
®) 0, D <1 ,®
(_ Resolve first 4 sections;
Store largest path metncs into the center 8 states.
(_) Resolve second set of 4 sections (starting from Section 8 through Section 5).
Sum the largest path metrics into the center 8 states from both sides.
Find largest path methc through the subtrellis.
Figure 5 Two pc_sibte decode paths for the subtrellis. (a) Traverse all sections sequentially. Co)Traverse m
two Section.q.
The approach we have adopted is a third approach which we call the modified concurrent bi-
directional execution sequence. This approach exploits the use of pipeLinmg in the ACS implementation
and the mirror symmeuT, of the subtrellis about the center axis (the 8 center states) and results in potential
advantages in terms of both speed and structural regularity. Sections are decoding starting from Section t
and then Section 8, Section 2 and then Section 7, and on down the line until the center is reached and the
entire path is resolved as in approach (b) illustrated in Fig. 5.
Sequence for Decoding time
[Sec.1ISec.8t Sec. 2 1See. 71 Sec. 31Sec. 61Sec.4t Sec.StCombioea, a  oJveI
Figure 6 Sequence for decoding using the modified concurrent bi--_-ectionai execution sequence.
8Chip Plan
An outline of the overall chip plan illustrating the major blocks is shown in Fig. 7a. The Clock
Generation and Control block will generate the necessary clock phases to clock the chip. Input data will
enter the Branch Metric Unit (BMU) which wilt generate the branch metrics for the Add-Compare-Select
Unit (ACSU). The outputs of the ACS Unit include the winning path metrics and the winning branch
labels. These are input to the Decoder which determines the most likely path through the subtrellis Ibr the
64--symbol block.
Pipelining ks used extensively within the BM-U, ACSU, and the Decoder. Preliminary circuit desi_
suggests that to achieve a 600 Mbits/sec decode rate in a 0.6 _m CMOS process, 2 decoders operating in
an interleaved manner will be required. As a result, each will be required to operate at a 300 Mbits/sec rote.
The symbols will enter the chip at a 300 Mbits/sec x (64/40) = 480 Msymbols/sec rate. The incoming
symbols will be separated into _oups of 8 3-bit symbols and enter the chip at a "480 M/8 = 60 MHz rate.
We currently plan to have the input clock to the chip clock at this 60 .MHz rate.
A tentative design for the BMU employs pipelining and takes 3 cycles of the input clock to generate
the branch metrics for one section of the trellis. This is indicated in the timing dia_am in Fig. 7b with a 3
clock cycle delay from the instant that input data is latched to the time at which branch metrics for a
section are output_ Each of the stages are shown with the movement of data corresponding to Section i
indicated with a darkened timing bubble. The outputs of the BMU are input to the ACSU which after 3
cycles of the clock generates outputs for the first section which are passed to the decodes With each
subsequent clock, the ACSU outputs path metrics and branch labels in the order presented in Fig. 6. After
the outputs for Section 5 axe generated, the decoder then has all the information it needs to determine the
most likely path through the subtrellis. Extensive simulations were performed examining different circuit
and architectural approaches for implementation of the ACSU. Since this block is potentially' the
bottleneck to high speed performance and will consume the majority of chip area, much time was spent
investigating various permutations of pipelining and parallelism and algorithmic approaches until settling
on one which we believe to best meet the various design considerations.
The final decode function is not a trivial one due to the size and amount of data output from the
ACSU. During its operation, the ACSU finds the most likely paths from the start of the subtrellis to each of
the 8 states at the end of Section 4 and the end of the trellis traversing back through Sections 8-5 to the
same location. The decoder must then combine these most likely paths and determine the most likely path
from the start to the end of the subtrellis. It must do so while keeping track of the winning branch labels of
the partial paths in order to output this information along with the winning path metric to the off-chip post
processing which follows. The off-chip processing then determines the path most likely among the most
likely from each of the 32 subtrellis. The functions which comprise the decode function are also pipelined
although this is not indicated explicitly in the figure.
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Figure 7 (a) BLock diagram of the [C being developed to implemeat a subtrellis. Co) Basic high. Level, timing
diagram.
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4. Summary and Future Work
Research Summary
In the first phase of study, we investigated the complexities of various sectional_ed trellis diagrams
for the proposed (64, 40, 8) RM subcode: We found a specific 8-treUis diagram for this code which
requires the least decoding complexity with a high possibility of achieving a decoding speed of 600 M bits
per second (Mops). In the second phase of study which was carried out through the past year, we
investigated circuit architectures to determine the feasibility of VLSI implementation o'f a high-speed
Viterbi decoder based on this 8-section treUis diagram. We began to examine specific design and
implementation approaches to implement a fully custom integrated cixcuit (IC) which will be a key
building block for a decoder system implementation. This examination was performed in order to study
the feasibility of implementing such a decoder at such high speed using primarily CMOS technology.
The results of our feasibility study indicate that it is feasible to implement such an IC meeting the
objectives outlined at the beginning of Section 3 in a somewhat optimum manner assuming the use of a
0.65 _tm CM©S process which is currently available to us. In this technology, current data suggests that
the 600 Mbits/sec speed should be attainable using 2 parallel decoders (N = 2 in the Section 1 discussion).
The key results upon which we base this conclusion include:
1. Development of the optimum sequence with which sections of the trellis should be
decoded in order to meet the objectives outlined above.
2. Development of an overall chip plan.
3. Circuit design and layout of the ACS unit. This includes scheduling of the data inside
the ACS block which has many considerations and a large amount of data in transit_
4. Scheduling of the inputs and outputs to and from the chip and between the major blocks
of the chip.
5. Die size in this technology may exceed the 10 mm per side target by up to 20% per side.
This target will be easily met in a state-of-the-art technology (0.25 ,am C2v[OS) which
in principle should allow the 600 Mbits/sec speed to be implemented withN = 1.
6. Preliminary gate level circ_uit design of over 80% of the major blocks.
Much work still remains in the circuit desi_, layout, and simulation of the chip.
Future Work
We will be continuing the development of a decoder system, focusing our current efforts on
continuing the development of a full custom CM©S IC to implement a subtreUis which will be the key
building block for the system.
The tong term goal of this project is to demonstrate pertbrmance and implementation advantages of
Reed-Muller codes for very high speed, bandwidth efficient communication.
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